1 is a widely accepted testability standard in the industry. Although its mandatory provisions focus narrowly on boardlevel assembly verification testing, primarily via the boundary-scan register, its test access port (TAP) and many optional provisions make the standard usable for a much broader range of applications. Since its inception, numerous extensions and applications have been proposed that allow the standard's TAP to be used at the system level for general system-level test and maintenance tasks 2, 3 and at the chip level for accessing chip-level testability features. Chiplevel applications thus far have used the port for accessing the chip's scan design 4, 5 or for simple triggering of on-chip built-in self-test features via the RUNBIST instruction. 6 Applications requiring general access to chipwide testability features that operate at the full chip-clock rate have been rare, primarily because of one of the standard's basic tenets-namely, its dedicated test clock. The standard's TAP uses its own dedicated test clock (tck_h) for a good reason: The clock ascertains the interoperability of components designed to operate with different clock speeds in different clock domains. While this maintains the integrity of board/system-level testability access, it limits the scope of the test features accessed to either those that already work with the test clock (such as the boundary-scan register) or those that are specially designed to work with the normal chip clock during normal operation and with the external test clock during test operation. Figure 1 shows one such frequently used scheme. The multiplexer used on the chip clock impacts the design of the entire chip logic, including internal testability features. The cost and complexity of designing this dual operation may be acceptable for features that provide value in the system environment, but they may be hard to justify for features that are used exclusively in the chip manufacturing environment and have no value at the board or system level.
This article presents a method that enhances the test port to let it operate with two clocks: the standard-compliant external test clock and an alternative internal clock running synchronous to the chip clock. The former is used while accessing IEEE 1149.1-compliant features; the latter is used while accessing chip manufacturing test features. The architecture also permits flexibility in selecting the test access speed to accommodate tester limitations. Figure 2 shows the concept used in the proposed architecture. Instead of the chip logic and testability features being designed to operate with two clocks, the test port is designed to operate with two clocks. Figure 3 shows a block diagram of the enhanced TAP. Figure 4 shows the TAP controller state diagram. The output multiplexer steers the serial output from various testability shift registers in the chip to the tdo_h pin. The firewall logic protects the internal testability features from all transitions in the TAP when the port is operating in asynchronous mode or when it is switching modes. It basically uses the syportflag_h output from the CCU to deactivate all signals going to the internal testability features. Likewise, during synchronous mode, this logic disables all control signals to the 1149.1-compliant features if they are not designed to operate with the dual-clocking scheme.
Architecture
The CCU controls the port operating mode and supplies either the external asynchronous or the internal synchronous clock to the logic in the TAP controller. Figure 5 shows a simplified diagram of the CCU, together with a representative flip-flop from the TAP controller. The CCU consists of the SyPort flag, the DivRun flag, the division control register, the clock divider counter, and the clock multiplexers.
The SyPort flag determines whether the port is running asynchronously or synchronously to chipclock_h. The flag is set by a private IEEE 1149.1 instruction called ONSYPORT, loaded into the TAP controller while chipreset_l is asserted. Asserting trst_l clears the flag. It may also be cleared by another private instruction, OFFSY-PORT, also loaded while chip reset is asserted.
The DivRun flag controls operation of the clock divider counter, which runs only if the DivRun flag is set. The DivRun flag is set when the SyPort flag is set (syportflag_h = 1) and chipreset_l is asserted. The DivRun flag is cleared when the SyPort flag is cleared.
The DivRun flag and the associated logic ensure that during the mode switchover, the clock divider counter does not run until the SyPort flag is set, then the chipreset_l is deasserted. Once the switchover is complete, the clock divider counter runs uninterrupted, independent of the state of chipreset_l, until the SyPort flag is cleared. This design allows the tester to control and know precisely when the first synchronous clock tick occurs.
The division control register determines the TAP's effective clock rate during synchronous operation. The TAP clock cycle time can be set to a multiple of chipclock_h in the range 1, 2, 4, … , log 2 n, where n is the number of bits in the clock divider counter. The division control register can be loaded via the TAP through a variety of schemes, ranging from directly loading from the instruction that turns on the synchronous port mode to a scheme in which it is loaded by a dedicated instruction of its own. The only requirement is that the counter must be loaded with or before the loading of the ONSYPORT instruction.
The clock divider counter runs with chipclock_h. Its period is controlled by the division control register. Its carry output is interpreted as a timing pulse that is used to create an effective divided version of the chipclock_h clock. The SyPort flag also controls the two multiplexers whose outputs itck_h and timingpulse_h together clock the rest of the port logic, as shown in Figure 5 .
Operation
For normal operation, the chip is powered on with the TAP in its normal asynchronous mode. When the tester wants to access the chip's internal testability features, the port is first switched to the synchronous mode and then used for gaining access to the internal features. The following sequence of steps switches the port mode:
1. Power up the chip normally. clock on the first tick corresponding to the first carry output of the clock divider counter after deasserting the chip reset. This provides a deterministic starting reference edge to the tester.)
6. Suitably maneuver tms_h for further operation of the TAP controller. Note that the tester must now feed tms_h and tdi_h relative to the effective chip clock. The external clock tck_h is ignored in synchronous mode. (Once the port has switched to synchronous mode, it is ready for full access to the internal testability features. A design may provide a number of private instructions to support pervasive user control of these features. The testability features and chip logic continue to function in the chip's native clock domain.)
7. To return the port to normal (asynchronous mode), assert trst_l. Optionally, load the OFFSYPORT command with chipreset_l asserted. (The timing diagram in Figure 6 shows the port switchover, assuming that the internal clock runs at 1/8 the speed of chipclock_h.)
Note that there is a feedback path from the SyPort flag's output to its clock input (indicated by the heavy shaded line in Figure 5 ). This is not a concern. The SyPort flag transitions completely before its clock input is switched. Any concerns arising from circuit delays can be put to rest by delaying the syportflag_h input to the multiplexers by one chip-clock cycle. Further, at the time of clock switchover, the TAP controller is in the run-test/idle state, and all inputs to the SyPort flag are stable. Thus, any runt pulses arising out of clock switchover do not affect correct operation.
THIS METHOD OFFERS many advantages in design and operation of testability features. It allows full control of the chip's internal testability features at speeds afforded by an off-chip controller, such as a tester, yet allows the features themselves to function at full speed in the chip's native clock domain. Design of the testability features is simplified because their clocking strategy is not impacted. Synchronization is achieved by a simple operating procedure without requiring hardware synchronizers.
This method can be easily extended to access testability features in multiple-clock domains on a large chip. If the clock domains are synchronous to a common clock but clocked at different frequencies, the TAP can be synchronized with the slowest clock and run at the desired divider ratio. The port can access test features in all clock domains simultaneously. If clock domains are not synchronous to each other, the method can still be used to access test features of one clock domain at a time, each time synchronizing the port to the clock of the domain being accessed. The chip clock fed to the DivRun flag and the clock divider counter ( Figure 5 ) must be made selectable so that they run with the clock of the clock domain being accessed. Likewise, the clock output multiplexer must be expanded to output the clock of the selected domain. Of course, the circuit design must carefully account for all the skews involved with using multiplexers in the clock paths. A special test data register loadable by a special IEEE 1149.1 instruction may enable selection of the clock domain.
Using a common port for accessing both chip-level and board-level testability features saves chip pins, chip area, and design effort. The proposed enhancement requires very little additional TAP hardware. The TAP remains compliant with IEEE 1149.1, and normal operation of the other compliant testability features is unaffected.
This method has already been implemented in Compaq's Alpha 21264 microprocessor. 7, 8 It is expected to lead to creative new applications of IEEE 1149.1 for chip-level testing. s
